abstract: step-down buck regulators are extremely popular in a variety of portable and non-portable equipment. these buck converters are terminated with an input capacitor, cin and an output capacitor, co, at the output. cin provides high-frequency filtering, so that vin has low ripple. this application note helps a system designer to set-up mathcad and compute cin for a particular step-down dc-dc regulator design.
step-down buck regulators are used in portable and non-portable equipment, such as pdas, cell phones, computers, telcom/networks, and consumer products. these buck converters are terminated with an input capacitor, cin, at the input, and an output capacitor, co, at the output. the function of both capacitors is to provide high-frequency filtering, so that vin and vo are close to pure dc, with little ripple noise.
a capacitor is often represented by a series combination of r, l, and c. r is the equivalent series resistance (esr) and l is the equivalent series inductance (esl). the term c is equal to the ideal capacitor value.
figure 1 shows a typical schematic of a synchronous buck power stage and the associated waveforms to be used for the derivations and calculations.
figure 1. typical synchronous buck power and waveforms.
setting up variables and data for example calculation in mathcad:
input voltage
vi := 12
n := 10-9
output voltage
vo := 3.3
u := 10-6, k := 10³
output current
io := 25
m := 10-3
high-side switch drop
vhs := 0.227
low-side switch drop
vls := 0.113
switching current rise time
trs := 25 × n
switching current fall time
tfs := 25 × n
switching frequency
fs := 600 × k
duty cycle
d := (vo + vls) / (vi - vhs + vls)
d = 0.287
switch(q1) on time
ton := d / fs
switch(q1) off time
toff := 1 / fs - ton
converter efficiency
η := 0.9
input current
iin := vo × io / η × vi
iin := 7.639
output inductor pk-pk ripple current
irpl := 0.3 × io
input capacitor
cin := 40 × u
(4 x 10uf ceramic of esr = 10mω each and esl = 2.5nh each)
input capacitor esr
esrcin := 2.5 × m
input capacitor esl
eslcin := 0.625 × n
as seen in figure 1, the output ripple current through the input capacitor results in voltage across cin that reflects the values of esr, esl, and c. the esr and esl cause fast step voltage rise and fall, whereas c has a linear voltage rise and fall due to the fact that the capacitor charges and discharges. at the start of ton, cin sees a negative step current, which will produce a negative step voltage given by the following equation:
during ton, the capacitor discharges an average current of (io-iin), which causes a linear δv of:
the total voltage deviation from the start of ton to the end of ton is the summation of the above:
similarly, but with opposite polarity, at the start of toff and during toff, the following voltage deviations are calculated:
the peak-to-peak ripple is equal to the higher of the two, which is δvoff~1v. as seen from the above, most of the ripple is caused by esl and the fast di/dt. di/dt of 1a/ns is very realistic in today's mhz dc-dc converters. therefore, to reduce the ripple, more capacitors would need to be placed in parallel. lower value ceramic capacitors, such as 0.1uf in the 0805 or 1206 package, have half the esl of the 10uf, or ~1.2nh. place the 0.1uf as close as possible to the sensitive decoupling points.
another parameter that needs to be determined is the rms current through the input capacitor, so that the capacitor irms rating is not exceeded. from the icin waveform, the rms current can be approximated (since the peak-to-peak inductor ripple current is usually 20-30% of io max) to be:
where d = (vo + vls) / (vin + vls + vhs), and iin = (vo × io) / η × vin
to simplify further, let d = vo/vin (since v0 >> vls, and vin + vls - vhs ~ vin), and iin = vo × io/vin (since efficiency η ~ 1), so that the icinrms equation above becomes:
the simplified version produces only ~1.4% error, and involves only three known parameters: vi, vo, and io. vo is fixed, and io, vi can have a specified range, depending on the application. however, icinrms always has a maximum value of io/2, which happens at vi = 2vo, and decreases the value for vi 2lo. the plot in figure 2 below illustrates this:
figure 2.
due to the high di/dt and pulsating current, a ceramic capacitor is chosen, for its low esr and esl. a higher ripple current rating is required at high-frequency to contain the switching spikes. make sure the rms current rating of the capacitor is well above the maximum operating rms current. for long-term reliability, choose a capacitor that will exhibit less than a 10°c temperature rise. most capacitor manufacturers provide plots that show rms current vs. temperature rise.
17个linux运维中常用的操作技巧
以太网交换机怎么配置_以太网交换机工作在哪一层
关于27款计算世界的芯片介绍
纯电动汽车要普及,主要是这3关键
LEMO推出新设计的S系列连接器,采用“巧克力块”外壳设计
Mathcad Calculates Input Capac
手机屏幕材质
IGBT动态雪崩产生机制_IGBT动态雪崩的抑制方法
教育部考试网上巡查系统的性能特点及方案
海量小文件存储的问题以及解决方案
新冠疫情的大流行,为电子产品市场带来重大影响
运动蓝牙耳机怎么选,最适合运动佩戴的蓝牙耳机推荐
智慧与泛在:OFweek2013通信与物联网应用研讨会圆满召开
感知世界里为什么需要用到激光雷达
IBM宣布半导体技术重大突破 耗能少传输快
PD快充必须要知道的几种方案
英特尔是唯一有能力加速推广AI的公司
工控主板常见的六种故障以及它们的处理方法
聊一聊汽车控制器的启动——BOOT
基于SBC+DSP的嵌入式系统设计与应用