MAX19506 双通道、8位、100Msps ADC
max19506 双通道、8位、100msps adc
max19506 概述
the max19506 dual-channel, analog-to-digital converter (adc) provides 8-bit resolution and a maximum sample rate of 100msps.
the max19506 analog input accepts a wide 0.4v to 1.4v input common-mode voltage range, allowing dc-coupled inputs for a wide range of rf, if, and baseband front-end components. the max19506 provides excellent dynamic performance from baseband to high input frequencies beyond 400mhz, making the device ideal for zero-intermediate frequency (zif) and high-intermediate frequency (if) sampling applications. the typical signal-to-noise ratio (snr) performance is 49.8dbfs and typical spurious-free dynamic range (sfdr) is 69dbc at fin = 70mhz and fclk = 100mhz.
the max19506 operates from a 1.8v supply. additionally, an integrated, self-sensing voltage regulator allows operation from a 2.5v to 3.3v supply (avdd). the digital output drivers operate on an independent supply voltage (ovdd) over the 1.8v to 3.5v range. the analog power consumption is only 57mw per channel at vavdd = 1.8v. in addition to low operating power, the max19506 consumes only 1mw in power-down mode and 17mw in standby mode.
various adjustments and feature selections are available through programmable registers that are accessed through the 3-wire serial-port interface. alternatively, the serial-port interface can be disabled, with the three pins available to select output mode, data format, and clock-divider mode. data outputs are available through a dual parallel cmos-compatible output data bus that can also be configured as a single multiplexed parallel cmos bus.
the max19506 is available in a small 7mm x 7mm, 48-pin thin qfn package and is specified over the -40°c to +85°c extended temperature range.
refer to the max19515, max19516, and max19517 data sheets for pin- and feature-compatible 10-bit, 65msps, 100msps, and 130msps versions, respectively. refer to the max19505 and max19507 data sheets for pin- and feature-compatible 8-bit, 65msps and 130msps versions, respectively.
max19506 关键特性
very-low-power operation (57mw/channel at 100msps) 1.8v or 2.5v to 3.3v analog supply excellent dynamic performance 49.8dbfs snr at 70mhz 69dbc sfdr at 70mhz user-programmable adjustments and feature selection through an spi™ interface selectable data bus (dual cmos or single multiplexed cmos) dclk output and programmable data output timing simplifies high-speed digital interface very wide input common-mode voltage range (0.4v to 1.4v) very high analog input bandwidth (> 850mhz) single-ended or differential analog inputs single-ended or differential clock input divide-by-one (div1), divide-by-two (div2), and divide-by-four (div4) clock modes two's complement, gray code, and offset binary output data format out-of-range indicator (dor) cmos output internal termination options (programmable) reversible bit order (programmable) data output test patterns small 7mm x 7mm, 48-pin thin qfn package with exposed pad max19506 应用/使用
数字机顶盒
if和基带通信，包括：蜂窝基站及点对点微波接收机
便携式仪表和低功耗数据采集
超声和医学成像
max19506 pdf datasheet
MIPS宣布加入台积电IP联盟
新能源汽车充电桩低成本测试解决方案
消灭竞争对手！芯片并购大战持续发酵，Marvell将以60亿美元收购Cavium
微软取得存储技术新突破，最新玻璃硬盘问世
继华为后,紫光展锐发布5G基带芯片
MAX19506 双通道、8位、100Msps ADC
飞乐音响业绩竟爆乌龙 净利润预计同比减少80%
x-ray射线检测设备在质量控制中起到重要作用
IP网络广播系统有哪些优点
LoRa作为物联网时代的“WiFi”，你到底了解它多少呢？
整车开发环节中电池燃烧风险的控制方法
统一通信战略的5个服务等级协议是怎样的
根据PLC的步进电机完成单双轴运动控制的设计
3月小米新品大汇总！满满科技范，不仅是小米6和小米平板3？
为什么大部分智能家居配网仅仅支持2.4G频段？明明都有5G频段
Vivado中使用debug工具步骤与调试技巧
5招教你如何发现隐藏的摄像头
高通的“万物互联”观 究竟是怎么构想的
迎战柔性风口 华科创智2019年董事会、股东会胜利召开
魅族MX7和魅族Pro7或将是全面屏手机，如果真的是这样，那就秒杀小米华为啦！
max19506 概述
the max19506 dual-channel, analog-to-digital converter (adc) provides 8-bit resolution and a maximum sample rate of 100msps.
the max19506 analog input accepts a wide 0.4v to 1.4v input common-mode voltage range, allowing dc-coupled inputs for a wide range of rf, if, and baseband front-end components. the max19506 provides excellent dynamic performance from baseband to high input frequencies beyond 400mhz, making the device ideal for zero-intermediate frequency (zif) and high-intermediate frequency (if) sampling applications. the typical signal-to-noise ratio (snr) performance is 49.8dbfs and typical spurious-free dynamic range (sfdr) is 69dbc at fin = 70mhz and fclk = 100mhz.
the max19506 operates from a 1.8v supply. additionally, an integrated, self-sensing voltage regulator allows operation from a 2.5v to 3.3v supply (avdd). the digital output drivers operate on an independent supply voltage (ovdd) over the 1.8v to 3.5v range. the analog power consumption is only 57mw per channel at vavdd = 1.8v. in addition to low operating power, the max19506 consumes only 1mw in power-down mode and 17mw in standby mode.
various adjustments and feature selections are available through programmable registers that are accessed through the 3-wire serial-port interface. alternatively, the serial-port interface can be disabled, with the three pins available to select output mode, data format, and clock-divider mode. data outputs are available through a dual parallel cmos-compatible output data bus that can also be configured as a single multiplexed parallel cmos bus.
the max19506 is available in a small 7mm x 7mm, 48-pin thin qfn package and is specified over the -40°c to +85°c extended temperature range.
refer to the max19515, max19516, and max19517 data sheets for pin- and feature-compatible 10-bit, 65msps, 100msps, and 130msps versions, respectively. refer to the max19505 and max19507 data sheets for pin- and feature-compatible 8-bit, 65msps and 130msps versions, respectively.
max19506 关键特性
very-low-power operation (57mw/channel at 100msps) 1.8v or 2.5v to 3.3v analog supply excellent dynamic performance 49.8dbfs snr at 70mhz 69dbc sfdr at 70mhz user-programmable adjustments and feature selection through an spi™ interface selectable data bus (dual cmos or single multiplexed cmos) dclk output and programmable data output timing simplifies high-speed digital interface very wide input common-mode voltage range (0.4v to 1.4v) very high analog input bandwidth (> 850mhz) single-ended or differential analog inputs single-ended or differential clock input divide-by-one (div1), divide-by-two (div2), and divide-by-four (div4) clock modes two's complement, gray code, and offset binary output data format out-of-range indicator (dor) cmos output internal termination options (programmable) reversible bit order (programmable) data output test patterns small 7mm x 7mm, 48-pin thin qfn package with exposed pad max19506 应用/使用
数字机顶盒
if和基带通信，包括：蜂窝基站及点对点微波接收机
便携式仪表和低功耗数据采集
超声和医学成像
max19506 pdf datasheet
MIPS宣布加入台积电IP联盟
新能源汽车充电桩低成本测试解决方案
消灭竞争对手！芯片并购大战持续发酵，Marvell将以60亿美元收购Cavium
微软取得存储技术新突破，最新玻璃硬盘问世
继华为后,紫光展锐发布5G基带芯片
MAX19506 双通道、8位、100Msps ADC
飞乐音响业绩竟爆乌龙 净利润预计同比减少80%
x-ray射线检测设备在质量控制中起到重要作用
IP网络广播系统有哪些优点
LoRa作为物联网时代的“WiFi”，你到底了解它多少呢？
整车开发环节中电池燃烧风险的控制方法
统一通信战略的5个服务等级协议是怎样的
根据PLC的步进电机完成单双轴运动控制的设计
3月小米新品大汇总！满满科技范，不仅是小米6和小米平板3？
为什么大部分智能家居配网仅仅支持2.4G频段？明明都有5G频段
Vivado中使用debug工具步骤与调试技巧
5招教你如何发现隐藏的摄像头
高通的“万物互联”观 究竟是怎么构想的
迎战柔性风口 华科创智2019年董事会、股东会胜利召开
魅族MX7和魅族Pro7或将是全面屏手机，如果真的是这样，那就秒杀小米华为啦！