1. introduction this document indicates the hardware/software design notes to migrate from beckhoff et1100 esc solution to ax58100 esc solution.
2. functions overview the ax58100 is a 2/3-port ethercat slave controller (esc), licensed from beckhoff automation, with two integrated fast ethernet phys which support 100mbps full-duplex operation and hp auto-mdix. ax58100 supports 9 kbytes process data ram, 8 fieldbus memory management units (fmmus), 8 sync-managers and a 64-bit distributed clock.
compared to other ethercat slave controller solutions, the ax58100 integrates two embedded fast ethernet phys which can support both copper and fiber industrial ethernet applications and supports some additional interfaces such as pulse width modulation (pwm), incremental (abz)/hall encoder, spi master, 32 digital i/o, emergency stop input, etc. for designers to easily implement ax58100 on different ethercat industrial fieldbus applications without extra microprocessor. the ax58100 provides spi slave and local bus process data interfaces (pdi) to provide an easy way for system designers to implement the standard ethercat communication functionalities on those traditional non-ethercat mcu and dsp industrial platforms.
the ax58100 provides a cost-effective ethercat slave controller solution for industrial automation, motion/motor/digital io control, digital to analog (dac)/analog to digital (adc) converters control, sensors data acquisition, robotics, etc. industrial ethernet fieldbus applications.
the following is the major features comparison between ax58100 and beckhoff et1100 esc solutions.
2-1. block diagramthe following are the block diagrams of ax58100 and et1100.
figure 2-1. ax58100 block diagram
figure 2-2. et1100 block diagram
2-2. application diagramthe following are the typical applications diagrams of ax58100 and et1100. the ax58100 integrates additional interfaces such as pulse width modulation (pwm), abz/hall encoder, spi master, 32 digital i/o, emergency stop input, etc. for designers to easily implement ax58100 on different ethercat industrial fieldbus applications without extra microprocessor.
figure 2-4. et1100 application diagram
3. hardware transition
this section indicates the hardware design considerations while migrating from beckhoff et1100 esc solution to ax58100 esc solution.
3-1. bootstrap hardware configuration pins the ax58100 supports five multi-function bootstrap pins (pin 19, 20, 58, 40, and 41) for five hardware configurations, i.e. external i2c eeprom size, esc supported port number, rsto polarity and integrated port 0/1 phy media mode; and supports other three multi-function bootstrap pins (pin 42, 52, 66) for the configuration of port 2 mii signals. user needs to utilize an external resistor to pull up/down these bootstrap pins for correct ax58100 hardware configuration.
beckhoff supports different hardware configuration pins based on the et1100 product design specification. please refer to beckhoff et1100 datasheet for details.
3-2. ethernet ports the ax58100 esc, which is licensed from beckhoff automation, supports two embedded phys and an optional mii interface for flexible network topology. the embedded fast ethernet phys support 100mbps full-duplex operation and hp auto-mdix, and are fully compliant with the 100base-tx and 100base-fx ethernet standards such as ieee 802.3u, and ansi x3.263- 1995 (fddi-tp-pmd) for both copper and fiber industrial ethernet applications.
the optional mii interface of ax58100 esc is optimized for low processing/forwarding delays by omitting a transmit fifo. to allow this, the esc has additional requirements to ethernet phy, which is easily accomplished by several phy vendors. please refer to beckhoff’s phy selection guide to select a proper ethernet phy.
ax58100 port 0 and port 1 integrate embedded ethernet phys, and port 2 is an optional mii interface which are multi-function pins shared with others interfaces (i.e. pwm, hall, local bus, digital i/o). packets are forwarded in the following order:
port 0 -> ethercat processing unit -> port 1 -> port 2 ax58100 supports six bootstrap pins (pin 20, 40-42, 52 and 66) for ethernet ports hardware configurations. please refer to tabel 3-1 for details.
the following is the principle connection between ax58100 port 2 mii interface and ethernet phy. the clock source of the ethernet phys and esc must be the same quartz. the tx_clk is not connected because the escs do not incorporate a tx fifo. the tx signals can be delayed inside the esc by setting ax58100 tx_sh[1:0] bootstrap pins for tx_clk phase shift compensation. the link is connected to the phy led output indicating a 100 mbps (full duplex) link.
带触觉反馈的压电执行器:全新尺寸,非凡性能
机器人+人工智能 新松的这一步迈的有点大
科锐针对电动汽车和可再生能源市场推出E-系列碳化硅半导体器件
智慧办公前沿!10月24日OffiSmart峰会深圳站议程揭晓!
集成温度传感器LM3911构成的恒温控制电路
ET1100转换AX58100的说明文件-集佰睿
Distributed Data Parallel中的分布式训练
红外热像仪在变电站监测系统中的应用
五分钟看懂昂科威四驱系统
vivo X9Plus星空灰拆解:专治各种不服
2018全球智能驾驶峰会圆满落下帷幕
条码扫描头厂家:如何通过条码扫描头模组提高手持设备的实用价值?
鸿蒙系统为何迟迟不推广?看看任正非怎么说!
汽包液位计的清洗方法与注意事项
你知道MELF电阻的两种工作模式之间的区别吗?
RSL10智能拍摄相机平台如何实现超低功耗事件触发成像
利用高压电池管理架构降低组件成本
昆山同茂致力提供零缺陷音圈电机模组
苹果13手机几月份上市新品
支持Linux和C-like驱动程序的三种驱动方法